Enabling Effective and Reliable ESL Methodologies to Design Complex SoC
ESL methodologies are a set of advanced methodologies for the design
admin
Verification of SystemC models and Virtual Prototypes
A major factor which determines the Success/Failure of current products/systems is
SystemC Power modeling with TSMC System-PPA
This is an interesting article about how the SystemC TLM models
2016: The Silicon Review CircuitSutra Technologies: Enabling Effective and Reliable ESL Methodologies to Design Complex SoC
The Silicon Review CircuitSutra Technologies: Enabling Effective and Reliable ESL Methodologies
CircuitSutra recognized by Accellera Systems Initiave
Outstanding Achieve Award for driving the Accellera standards in the Indian
Importance of Architecture modeling for Power analysis
Electronics System Level (ESL) methodologies enables the SoC companies and electronics
Using QEMU in SystemC based Virtual Platform
Qemu is an open-source processor emulator and can be freely downloaded
Shift Left: New paradigm in SoC design
SystemC based Virtual Prototypes of SoC & Electronics systems enables the
VirtualATE: SystemC support for Automatic Test Equipment
This article is the summary of DVCon India 2015 poster session,
Virtual Prototypes enables enhanced functional safety of automotive systems
This article by Victor Reyes and Kurt of Synopsys talks about