SystemC based ESL methodologies
  SystemC - IP | SERVICES | TRAINING                                                                
  • Home
  • Company
    • About Us
    • Alliances
    • Testimonials
    • Awards & Recognition
  • Offerings
    • SystemC Modeling - Services >
      • Virtual Prototype - Development, Deployment & Verification
      • Architecture & Performance modeling
      • High Level Synthesis
    • SystemC Modeling - IP
    • Corporate Training
  • News & Events
    • Events
    • blog
    • News
    • Technical Articles
  • Career
    • Life at CircuitSutra
    • Why Circuitsutra
    • Opportunities
    • Apply Now
  • Contact US
    • Contact Information
    • Enquiry Form

Architectural & Performance Modeling

We support our customers to develop the models and modeling infrastructure for Architecture exploration and Performance analysis of multicore SoC and electronics systems.

The models are developing using C / C++, SystemC

We have exposure to the following activities in various customer projects:
  • Cycle accurate and Cycle approximate TLM models of SoC bus, NoC, Cache coherent interconnect
  • Models of Memory controllers, Memory sub system, Cache, MMU
  • Using GEM5 simulator

CircuitSutra have also defined a methodology for Architecture & Performance modeling. Following are the various elements of the methodology.
  • CircuitSutra Modeling Library (CSTML)
  • Architectural Exploration - Quick Start Package (AE-QSP)

© Circuitsutra Technologies Pvt Ltd. Copyright 2014