SystemC based ESL methodologies
  SystemC - IP | SERVICES | TRAINING                                                                
  • Home
  • Company
    • About Us
    • Alliances
    • Testimonials
    • Awards & Recognition
  • Offerings
    • SystemC Modeling - Services >
      • Virtual Prototype - Development, Deployment & Verification
      • Architecture & Performance modeling
      • High Level Synthesis
    • SystemC Modeling - IP
    • Corporate Training
  • News & Events
    • Events
    • blog
    • News
    • Technical Articles
  • Career
    • Life at CircuitSutra
    • Why Circuitsutra
    • Opportunities
    • Apply Now
  • Contact US
    • Contact Information
    • Enquiry Form

Architectural Exploration - Quick Start Package (AE-QSP)

Library of basic modeling infrastructure that can be used to quick start Architectural Exploration activity

Following AE-QSP are available:

TLM-BUS Kit
  • Convenience socket (Bus Independent)
    • Easy to use Convenience APIs
    • Hides complex TLM rules or complex bus protocol
    • Bus protocol independent
    • Abstraction Independent
    • Automatic DMI usage
    • Internally uses bus specific transport socket 
  • Transport Socket (Bus Specific)
    • Bus protocol FSM implementation
    • Supports various abstraction levels. Extends TLM2.0
    • TL4: TLM2.0 LT
      • Entire burst is transmitted as a single entity
      • Two timing point representing start & end of transaction
    • TL3: TLM2.0 AT
      • Entire burst is transmitted as a single entity
      • Four timing points (begin_req, end_req, begin_resp, end_resp)
    • TL1: Bus specific cycle accurate TLM (by extending TLM2.0)
      • A burst is broken into individual beats equivalent to bus_width
      • A beat is transmitted as a single entity. Timing point after every beat   

Successfully deployed at Texas Instruments for their proprietary bus protocol. 
Can be extended for other bus protocols (AMBA AXI4, ACE, )


© Circuitsutra Technologies Pvt Ltd. Copyright 2014