High Level Synthesis (HLS) Methodology
CircuitSutra have defined a High Level Synthesis (HLS) methodology which is a combination of re-usable modeling infrastructure, modeling services and training. Through these offerings we help the Semiconductor companies to move up the abstraction of chip design above RTL
Our methodology is based on the standards: SystemC Synthesis Subset
Following are the various elements of the methodology.